Final Year Projects Handbook
(An easy guide to understanding projects)

You learn more quickly under the guidance of experienced teachers.
You waste a lot of time going down blind alleys if you have no one to lead you.

- W. Somerset Maugham

Electrical, Electronics, Instrumentation & Communication

80/33, First Floor, Cherran Towers, Near KG Theatre, Arts College Road, Coimbatore - 18
About CodeBytes

CodeBytes is the profit based Research & Development Company, catering to the development and research for wide range of computational applications in the field of business solutions, embedded developments, technology developments, entertainment software, retail and transport, construction, telecom & satellite. Having an experienced manpower, who have an expertise in respective fields, CodeBytes provides the consultancy in technology based solutions in order to achieve automated, unbiased, reliable processes.

Academic Project Consultancy

CodeBytes offers consultancy in academic projects for the advanced topics. Research and industrial projects available for B.E., B.Tech, M.E., M.Tech, Ph.D, M.Phil, MSc, MCA, BSc and Polytechnic students of Computer, Electrical, Electronics, IT, Telecom, Instrumentation branches. Some of the areas in which we provide projects are:

* Image Processing & computer vision
* Multimedia Codec, Processing & Transmission
* Neural Network, Fuzzy Logic, AI and GA
* Web-Technology
* Embedded applications: VLSI, RTOS, DSP Processor
* Network and Security, Sensor Network, Ad-hoc Network
* Communication and Wireless Technologies
* Instrumentation, Virtual Instrumentation & Data Acquisition
* Digital Signal Processing, Speech Coding and Recognition
* Data Warehousing and Data Mining
* Hardware, Firmware, PCB based Implementation
* Electrical & Power Electronics
* Robotics and Imaging
* Java Technologies (J2SE, J2EE, J2ME, AJAX, JSP, Servlets, etc)
* VLSI- VHDL, NS2, RTOS
* VC++, COM, DCOM
* VB .NET, C# .NET, ASP.NET

We provide implementation of research papers from reputed journals and conference proceedings like IEEE, EURASIP, IEE etc.
<table>
<thead>
<tr>
<th>CODE</th>
<th>IEEE TRANSACTION ON VLSI</th>
<th>YEAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>E09VL01</td>
<td>Low-Power Programmable FPGA Routing Circuitry</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL02</td>
<td>Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL03</td>
<td>Design and Implementation of a Field Programmable CRC Circuit Architecture</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL04</td>
<td>A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL05</td>
<td>An Area-Efficient Universal Cryptography Processor for Smart Cards</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL06</td>
<td>The CSI Multimedia Architecture</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL07</td>
<td>FPGA Based Power Efficient Channelizer for Software Defined Radio</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL08</td>
<td>Improvement of the Orthogonal Code Convolution Capabilities using FPGA</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL09</td>
<td>A VHDL Model of a IEEE1451.2 Smart Sensor: Characterization and Applications</td>
<td>2008</td>
</tr>
<tr>
<td>E09VL10</td>
<td>Fuzzy based PID Controller using VHDL/VERILOG for Transportation Application Implementation of IEEE 802.11 a WLAN baseband Processor</td>
<td>2008</td>
</tr>
<tr>
<td>E09VL11</td>
<td>A Lossless Data Compression and Decompression Algorithm and its Hardware</td>
<td>2008</td>
</tr>
<tr>
<td>E09VL12</td>
<td>A Verilog Implementation of UART Design with Bist Capability</td>
<td>2008</td>
</tr>
<tr>
<td>E09VL13</td>
<td>A Robust Uart Architecture based on Recursive Running Sum Filter for Better Noise</td>
<td>2008</td>
</tr>
<tr>
<td>E09VL14</td>
<td>FPGA Implementation of USB Transceiver Macrocell Interface with Usb2.0 Specifications</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL16</td>
<td>A Low-Power Multiplier with the Spurious Power Suppression Technique</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL17</td>
<td>Design of Reconfigurable Coprocessor for Communication Systems</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL18</td>
<td>Block-Based Multiperiod Dynamic Memory Design for Low Data- Retention Power</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL19</td>
<td>A Symbol-Rate Timing Synchronization Method for Low Power Wireless OFDM Systems</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL21</td>
<td>Design Exploration of a Spurious Power Suppression Technique (SPST) and its Implementation of a Multi-Channel UART Controller based on FIFO Technique and FPGA Compliant Digital Baseband Transmitter on a Digital Signal Processor</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL22</td>
<td>An FPGA-Based Architecture for Real Time Image Feature Extraction</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL23</td>
<td>FPGA based Generation of High Frequency Carrier for Pulse Compression Using Cordic</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL26</td>
<td>VLSI Design &amp; Implementation of Electronic Automation using VHDL</td>
<td>2009</td>
</tr>
<tr>
<td>E09VL27</td>
<td>VLSI Design &amp; Implementation of Arithmetic Logic Unit using VHDL</td>
<td>2009</td>
</tr>
</tbody>
</table>
E09VL64  Matrix Multiplication Synthesis 2009  E09VL96  Hardware Algorithm for Variable Precision Multiplication on FPGA
E09VL65  Implementation of a Multi-Coder Processor for the WTLS with High Compression Ratio 2009  E09VL97  Superscalar Power Efficient Fast Fourier Transform FFT Architecture
E09VL66  VHDL Implementation of Cordic Algorithm for Wireless LAN 2009  E09VL98  A New High-Speed Architecture for Reed-Solomon Decoder
E09VL67  Design and Simulation of Synchronization Unit for Wcdma Uplink Receiver 2009  E09VL99  Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point
E09VL68  Design of a Simulator Tool for a Channel with Rayleigh Fading and Awng Communication 2009  E09VL100  Cost-Efficient SHA Hardware Accelerators
E09VL70  Design and Implementation of Arithmetic Logic Unit using VHDL 2009  E09VL102  Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching
E09VL71  VLSI Design and Implementation of Associate Memory using VHDL 2009  E09VL103  On the Exploitation of Narrow-Width Values for Improving Register File Reliability
E09VL73  VLSI Design and Implementation of Data Routing Multiplexer using VHDL 2009  E09VL105  Novel Area-Efficient FPGA Architectures for Fir Filtering With Symmetric Signal
E09VL74  VLSI Design and Implementation of Bus Arbiter using VHDL 2009  E09VL106  Custom Floating-Point Unit Generation for Embedded Systems
E09VL75  VLSI Design and Implementation of Code Convertors using VHDL 2009  E09VL107  Design and Synthesis of Programmable Logic Block with Mixed Lut and Macrogate
E09VL76  VLSI Design & Implementation of Electronic Automation using VHDL 2009  E09VL108  Improving Error Tolerance for Multithreaded Register Files
E09VL79  VLSI Design and Implementation of Cellphone Controller using VHDL 2009  E09VL111  The Arise Approach for Extending Embedded Processors with Arbitrary Hardware Accelerators
E09VL80  A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm 2009  E09VL112  Variation-Aware Low-Power Synthesis Methodology for Fixed-Point Fir Filters
E09VL81  VLSI Design of Diminished-One Modulo 2n + 1 Adder using Circular Carry Selection 2009  E09VL113  Low Power Design of Precomputation-Based Content-Addressable Memory
E09VL83  Bz-Fad: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture 2009  E09VL115  Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point
E09VL85  Spread Spectrum Image Watermarking with Digital Design 2009  E09VL117  Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication FPGA Implementation(S) of a Scalable Encryption Algorithm
E09VL87  Left to Right Serial Multiplier for Large Numbers on FPGA 2009  E09VL119  Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power
E09VL88  A Compact AES Encryption Core on Xilinx FPGA 2009  E09VL120  Low-Power Scan Testing for Test Data Compression Using A Routing-Driven Scan
E09VL89  A Fast VLSI Design of Sms4 Cipher Based On Twisted BDD S-Box Architecture 2009  E09VL121  Enhancement Of Fault Injection Techniques Based On The Modification Of VHDL Code
E09VL90  An improved RC6 algorithm with the same structure of encryption and decryption 2009  E09VL122  A Full-Adder-Based Methodology for the Design of Scaling Operation In Residue Number System
E09VL91  A Novel Multiplexer Based Truncated Array Multiplier 2009  E09VL123  FPGA Implementation of Low Power Parallel Multiplier
E09VL92  A New Low Power Test Pattern Generator using A Variable-Length Ring Counter 2009  E09VL124  2009
E09VL93  Power optimization of linear feedback shift Register (LFSR) for low power BIST 2009  E09VL125  2009
E09VL94  Deviation-Based LFSR Reseeding for Test-Data Compression 2009  E09VL126  2009
E09VL95  Fault Secure Encoder and Decoder for Nano-memory Applications 2009  E09VL127  2009

I Floor, Chera Towers, Arts College Road, Near KG BIG Cinemas, Cbe. Call 97915 32226
Designing Efficient Online Testable Reversible Adders with New Reversible Gate
Cost-Efficient SHA Hardware Accelerators
System Architecture and Implementation of MIMO Sphere Decoders On FPGA
Design of Gps-Gsm Mobile Navigator
VISI Design of Des(Data Encryption Standard) Algorithm
Implementation Five - Stage Pipelined RISC Processor for Parallel Processing
Design of MPLS Router and Optimization of MPLS Path Restoration Technique using VLSI Implementation Huffman Coding For Bit Stream Compression In Mpeg - 2
Implementation of Hash Algorithm Used for Cryptography And Security
Implementation of Content Addressable Memory for Atm Applications
Implementation of Scramblers and Descramblers in Fiber Optic Communication Systems – Sonet
Implementation of Matched Filters Frequency Spectrum in Code Division Multiple Access VLSI Design Of Two Wire Serial EEPROM for Embedded Microcontrollers Specification
High Definition (Hd) Tv Data Encoding and Decoding using Reed Solomon Code
Total Power Modeling in FPGAs Under Spatial Correlation
Design And Synthesis Of Programmable Logic Block With Mixed Lut And Macrogate
Improving Error Tolerance For Multithreaded Register Files
Design Of Reversible Finite Field Arithmetic Circuits With Error Detection
Register For Phase Difference Based Logic Designing Efficient Online Testable Reversible Adder With New Reversible Gate
Bz-Fad: A Low-Power Low-Area Multiplier Based On Shift-And-Add Architecture
Processors With Arbitrary Hardware Accelerators
Low Power Design Of Precomputation-Based Content-Addressable Memory
L-Cbf: A Low-Power, Fast Counting Bloom Filter Architecture Using Vhdl
Fpga Implementation Of Low Power Parallel Multiplier
A Low-Power Multiplier With The Spurious Power Suppression Technique
Low Power Hardware Architecture For Vbsme Using Pixel Truncation
A Processor-In-Memory Architecture For Multimedia Compression
Shift-Register-Based Data Transposition For Cost-Effective Discrete Cosine Transform
Asynchronous Protocol Converters For Two-Phase Delay-Insensitive Global Communication
Fpga Implementation(S) Of A Scalable Encryption Algorithm
Design Of Advanced Encryption Standard Using Vhdl
Compact Hardware Design Of Whirlpool Hashing Core
Novel Technique For Peak- And Average-Power Reduction In Scan-Based Bist
Compression Using A Routing-Driven Scan Architecture
Enhancement Of Fault Injection Techniques Based On The Modification Of Vhdl Code
High Speed and Low Power FPGA Implementation of FIR Filter for DSP
An Asynchronous Field-Programmable VLSI using LEDR4-Phase-Dual-Rail Protocol Design and FPGA Implementation of High Speed, Low Power Digital Up Converter for Variation-Aware Low-Power Synthesis
Methodology for Fixed-Point FIR Filters
A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm
On the Exploitation of Narrow-Width Values for Improving Register File Reliability
81.6 GOPS Object Recognition Processor Based on a Memory-Centric NOC
Low-Power, High-Speed Transceivers for Network-on-Chip Communication
Low-Power Programmable FPGA Routing Circuitry
Design and Implementation of a Field Programmable CRC Circuit Architecture Scalable Multi-Input–Multi-Output Queues With Application to Variation-Tolerant Architectures Fault Secure Encoder and Decoder for Nano Memory Applications
A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment
Multi-Gb/s LDPC Code Design and Implementation
High-Throughput Layered LDPC Decoding On Custom Floating-Point Unit Generation for Embedded Systems
An improved RC6 algorithm with the same structure of encryption and decryption
Left to Right Serial Multiplier for Large Numbers on FPGA
Superscalar Power Efficient Fast Fourier Transform FFT Architecture
A New High-Speed Architecture for Reed-Solomon Decoder
Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits
Hardware Algorithm for Variable Precision Multiplication on FPGA
A Compact AES Encryption Core on Xilinx FPGA
Research on Image Median Filtering Algorithm and Its FPGA Implementation
FPGA/Soft-Processor Based Real-Time Object Tracking System
FPGA Implementation Of Low Power Parallel Multiplier
Fpga Implementation(S) Of A Scalable Encryption Algorithm Using Vhdl
Design And Implementation Of Aes Using Vhdl
Rtl Design And Simulation Of Micro Controller In Hdl
Hdl Implementation Of Error Detection And Correction Circuit
We at CodeBytes have evolved a unique practical methodology to give a real project experience to the students. CodeBytes with its understanding of the academic requirement and the expertise gained though implementing the projects over last six years offers industry relevant real time projects to the final year students in IT field, which are executed in the simulated development environment of CodeBytes. The availability of essential tools, software and hardware combined with the able guidance gives the learners all the confidence and capabilities required to execute the projects in the industries in which they get employed.

CodeBytes
80/33, First Floor, Cherran Towers, Near KG Theatre, Arts College Road, Coimbatore - 18

Call: 97915 32226
www.codebytes.webs.com
codebytesprojects@gmail.com
Features:

- Latest 2009 IEEE Projects
- FREE course training with project
- Challenging topics to choose
- Real Time projects from our clients for eligible students*
- Group offer
- Hardware kit buyback / resale scheme
- Training based on SDLC model
- Reasonable cost
- FREE project documentation (soft copy)
- FREE Hard Copy for the first batch from every college!!

We don’t sell projects....
......but we enable you to do it.

[Get the real project experience at CodeBytes]

Meet us today, to know the difference.

www.codebytes.webs.com
codebytesprojects@gmail.com
Call: 97915 32226